1

<= !--[if gte vml 1]> =

1. Name: KORINGA HASMUKH PITAMBARBHAI

2. Designation: Assistant Professor

3. Permanent Address: &nb= sp; “Shree Umiyaji krupa”

&= nbsp; &nbs= p; &= nbsp; 3, 5 Krushnagar Society,

&= nbsp; &nbs= p; &= nbsp; Near Swaminaran chock,

&= nbsp; &nbs= p; = Behind P. D. Malaviya College,

&= nbsp; &nbs= p; &= nbsp; Rajkot &nb= sp; =

4. Conta= ct No.: 9428037= 980

5. Email= Id: hasmukh_meec@rediffmail.com

6. Date of Birth: 26/01/1983

7. Qualification: = &nb= sp; = &nb= sp;

Degree	University/ College	Year of passing	Field of Specialization
M.E.	Gujarat University/ L.D. College of Engineering, Ahmedabad	2006	Electro= nics & Communication (Communication Systems Engineering)
B.E.	Saurashtra = University/ = Atmiya Institute of Technology and Science, Rajkot	2004	Electro= nics & Communication

8. Academic Experience:

Sr. No.	Name of Institute	Designation	Period
1	G H Patel College of Engg. & Tech. (GCET), Vallabh Vidyanagar	Adhoc	1^{st July-2006 to 2^nd October- 2006}
2	G H Patel College of Engg. & Tech= . (GCET), Vallabh Vidyanagar	Lecturer	3^{rd October-2006 to 24^th May- 2011}
3	G H Patel College of Engg. & Tech. (GCET), Vallabh Vidyanagar	Visiting Lecturer in Master of Engineering	1^st January-2008 to 24^th May- 2= 011
4	Government Engineering College, Rajko= t	Assistant Professor	25^th May-2011 to onwards

9. Paper Publications/Present= ations:

Ø Published paper on= “MATLAB Simulation and VLSI Implementation of= ATM Batcher Banyan Switch with Trap and it’s comparative analysis<= /b>= ” at the International Conference “Emerging technologies in Telecommunication Convergence” organized by IETE Mumbai duri= ng January 10^th to 12^th, 2007.

Ø   Published paper on “MATLAB Simulation and VLSI Implementation of= ATM Knockout Switch” at the national Conference “= Emerging systems and Technologies(NEST-06= ”&nbs= p; organized by LIET-Rajasthan during June 8^th to 10^th 2006.

Ø   Presented paper on “GSM” at National level Technical paper presentation “TECH-UTKARSH-2003” conducted by AITS – Rajk= ot during 27^{th -} 28^th sep., 2003.

Ø   Presented paper on “Neural Network” at = National level Technical paper presentation “INNOVATION-2004” conducted by C.U. Shah College of Engineering and Technology, Wadhwan City during 13^th -14th Oct., 2004.

Ø   Published paper on= “= FPGA Implementations of method for improved coefficient precision FIR filter= ” at the International Conference “ Second International Conference on Signals, Systems & Automation (ICSSA-11)” organized by <= /span>EC Department, G H Patel College of Engineer= ing & Technology, Gujarat, India during 24-25 January, 2011.

10. Short term training progr= ams organized and attended:

Ø Conducted practical sess= ions and attended ISTE sponsored STTP on “Real Time Application Development using Digital Signal Processors & FPGAs” organized by G H Patel College of Engineering & Tech. during June 2-7, 2008.

Ø Attended AICTE sponsored STTP on “Advance Laboratory Techniques in RF & Microwaves” organized by SVNIT, SURAT during December= 22-26, 2008.

Ø Attended AICTE sponsored STTP on “Microwave Integrated Circuits” organized by SVNIT, SUR= AT during June 16^th to 20^th, 2008.

Ø Attended “Complete ASIC Design Flow” organized by eInfochips= Ltd. at D= harmsinh Desai University during May 4-8, 2= 009.

Ø To week training program taken at doordharshan Kendra, Rajkot.

=

11. Workshops/ Symposiums organized and attended:

Ø Organized ISTE sponsored one day workshop on = 220;First Step towards VLSI Design” held on 31^st January, 2009 at G.H. Patel College of Engineering & Technology.

Ø Organized ISTE sponsored one day workshop on = 220;First Step towards VLSI Design” held on September, 2009 at G.H. Patel College of Engineering & Technology.

Ø Organized ISTE sponsored one day workshop on = 220;Digital Design using VHDL” held on 5^th March, 2010 at G.H. Pat= el College of Engineering & Technology.

Ø Attended one day workshop on “Embedded Systems: Application to Industrial Automation” organized by Electronics and communication department and ISTE chapter, A.D. Patel Insti= tute of technology, new vallabh vidyanagar on 28^th sep. 2007.

&Oslas= h; Attended one day Symposium on “Digital Image Processing: res= ent trends” organized by GCET ISTE Chapter & EC Department, G. H. Patel college of Engineering & Technology, vallabh= vidyanagar on 7^th July 2007.<= span style=3D'mso-bidi-font-weight:bold'>

&Oslas= h; Certificate Course in Communication Skills through Technology from 11^thDecember, 2006= to 5^thJanuary 2007.

12. Area of interest:

1.&n= bsp;     VLSI Design & Technology

2.&n= bsp;     ASIC Design

3.&n= bsp;     Digital Signal Processing

4.&n= bsp;     Integrated Circuits and Applications

5.&n= bsp;     Circuits and Networks

6.&n= bsp;     Digital Logic Design

7.&n= bsp;     Advanced Electronics

8.&n= bsp;     Basic Electronics

13. Membership:        &= nbsp; Life Member of Indian Society for Techn= ical Education (ISTE)

14. Participation in other activitie= s:

ICSSA-2009” wo= rked as an organizing member in successful organization of an Internation= al Conference on Signals, System & Automation organized by department of Electronics & Communication Engineering of G H P= atel College of Engineering & Technology, Vallabh Vidya Nagar during December 28-29, 2009.

ICSSA-2011” worked as an organizing member in succe= ssful organization of an International Conference on Signals, System & Automation organized by department of Electronics & Communication Engineering of G H P= atel College of Engineering & Technology, Vallabh Vidya Nagar during January 24-25, 2011.

15. Achievements:<= /b>

1. I got 89.12 percentile in GATE 2004 Exam.

2. I got 94.91 percentile in GATE 2= 008 Exam.

&n= bsp;

  &nb= sp;            =

        =             &nb= sp;            =             &nb= sp;            =                    =

        =             &nb= sp;            =             &nb= sp;            =             &nb= sp;            =             &nb= sp;            =             &nb= sp;